


Clasificación de memorias




Características de las memorias semiconductoras de acceso aleatorio




Celdas básicas de las memorias semiconductoras


SRAM





DRAM




ROM





PROM




equivale a:



Organización y capacidad de una memoria




Estructura interna de una memoria RAM estática




Ciclos de lectura (Memoria RAM estática CY7C148)

Read Cycle No. 1 [10,11]



C148-6

Read Cycle No. 2 [10,12]




C148-7

Notes:

- 10. \overline{WE} is HIGH for read cycle.
- 11. Device is continuously selected, $\overline{CS} = V_{IL}$.
- 12. Address valid prior to or coincident with \overline{CS} transition LOW.


Ciclos de escritura (Memoria RAM estática CY7C148)

Write Cycle No. 1 (\overline{WE} Controlled)



C148-8

Write Cycle No. 2 (\overline{CS} Controlled)^[13]



Características temporales de la memoria

Switching Characteristics Over the Operating Range^[2]


Parameter	Description	7C148-25 7C149-25		7C148-35 7C149-35		7C148-45 7C149-45		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t_{RC}	Address Valid to Address Do Not Care Time (Read Cycle Time)	25		35		45		ns
t_{AA}	Address Valid to Data Out Valid Delay (Address Access Time)		25		35		45	ns
t_{ACS1} t_{ACS2}	Chip Select LOW to Data Out Valid (7C148 only)		25 ^[6]		35		45	ns
			30 ^[7]		35		45	ns
t_{ACS}	Chip Select LOW to Data Out Valid (7C149 only)		15		15		20	ns
$t_{LZ}^{[8]}$	Chip Select LOW to Data Out On	7C148	8		10		10	ns
		7C149	5		5		5	
$t_{HZ}^{[8]}$	Chip Select HIGH to Data Out Off	0	15	0	20	0	20	ns
t_{OH}	Address Unknown to Data Out Unknown Time	0		0		5		ns
t_{PD}	Chip Select HIGH to Power-Down Delay		20		30		30	ns
t_{PU}	Chip Select LOW to Power-Up Delay		0		0		0	ns
WRITE CYCLE								
t_{WC}	Address Valid to Address Do Not Care (Write Cycle Time)	25		35		45		ns
$t_{WP}^{[9]}$	Write Enable LOW to Write Enable HIGH	20		30		35		ns
t_{WR}	Address Hold from Write End	5		5		5		ns
$t_{WZ}^{[8]}$	Write Enable to Output in High Z	0	8	0	8	0	8	ns
t_{DW}	Data in Valid to Write Enable HIGH	12		20		20		ns
t_{DH}	Data Hold Time	0		0		0		ns
t_{AS}	Address Valid to Write Enable LOW	0		0		0		ns
$t_{CW}^{[9]}$	Chip Select LOW to Write Enable HIGH	20		30		40		ns
$t_{OW}^{[8]}$	Write Enable HIGH to Output in Low Z	0		0		0		ns
t_{AW}	Address Valid to End of Write	20		30		35		ns

Notes:

- Chip deselected greater than 25 ns prior to selection.
- Chip deselected less than 25 ns prior to selection.
- At any given temperature and voltage condition, t_{HZ} is less than t_{LZ} for all devices. Transition is measured ± 500 mV from steady-state voltage with specified loading in part (b) of AC Test Loads.
- The internal write time of the memory is defined by the overlap of \overline{CS} LOW and \overline{WE} LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going high. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.


Ampl. de la longitud de palabra de una memoria

2 chips PCD5114 (1k x 4) → Memoria 1k x 8




Ampl. del número de palabras de una memoria

2 chips PCD5114 (1k x 4) → Memoria 2k x 4



Dispositivos de Lógica Programable (PLDs)

Estructura general de un PLD




Tipos:

PROM


PAL – GAL

FPGA-PLA


Realización de una función lógica con un PLD




PROM



PAL





FPLA



CONEXION PROGRAMMABLE


Estructura de una una PAL






Letra(s) código(s)	Estructura de salida
L	Combinatoria activo bajo
H	Combinatoria activo alto
R	Registro
RA	Registro asincrono
X	Registro de 0 exclusivo
V	Versátil


16H8




16L8



16R4



16V8



Estructura de la macrocélula en una PAL22V10

