




Circuitos secuenciales




CLASIFICACIÓN

- Según la estructura
 - » Moore
 - » Mealy
- Según la evolución
 - » Síncronos
 - Por nivel
 - Por flanco
 - » Asíncronos

Elemento de memoria con dos inversores




Biastable SR con puertas NOR




S	R	$Q(t+1)$
0	0	No cambia
0	1	0
1	0	1
1	1	No usada

Bistables RS





Bistable JK




J	K	Q_{t-1}	Q_t	
1	1	1	0	siempre cambia
1	1	0	1	siempre cambia
1	0	1	1	se pone a 1
1	0	0	0	se pone a 0
0	0	1	1	no cambia
0	0	0	0	no cambia



RS con PR y CL y flip-flop master-slave



BIESTABLE JK LATCH SÍNCRONO



BIESTABLE D LATCH SÍNCRONO



Flip-flop S-R disparado por flanco de subida






Tabla de verdad

Comentarios	Salidas		Entradas		
	Q	\bar{Q}	S	R	CLK
No cambia	Q0	Q0	0	0	X
	Q0	Q0	1	1	↓
	0	1	0	0	↓
	1	0	1	1	↓
SETE	0	1	0	0	↓
RESET	1	0	1	1	↓
Condición no válida	?	?	1	1	↓

Símbolo







Ejemplo


Comentarios	Entradas	Salidas
	D CLK	Q /Q
SET	1 ↓	1
RESET	0 ↓	0

Tabla de verdad de un flip-flop D
disparado por flanco de subida


Tiempos de propagación





Tiempo de *set-up*






Tiempo de *hold*



Aestables





Aestable con negador trigger schmitt




$$T=1'2 RC$$

Monoestables




Monoestable con 74121



Function Table


Inputs			Outputs	
A1	A2	B	Q	\bar{Q}
L	X	H	L	H
X	L	H	L	H
X	X	L	L	H
H	H	X	L	H
H	→	H	□	□
→	H	H	□	□
→	→	H	□	□
L	X	↑	□	□
X	L	↑	□	□



Aestables y monoestables con LM555



DS0078

FIGURE 4. Astable






t_d - TIME DELAY

DS007851-5

FIGURE 1. Monostable



DS007851-18

FIGURE 14. 50% Duty Cycle Oscillator