

SEMICONDUCTOR HS-80C85RH

Radiation Hardened

8-Bit CMOS Microprocessor

February 1996

Features

- **Devices QML Qualified in Accordance With MIL-PRF-38535**
- **Detailed Electrical and Screening Requirements are Contained in SMD# 5962-95824 and Harris' QM Plan**
- **Radiation Hardened EPI-CMOS**
	- **Parametrics Guaranteed 1 x 105 RAD(Si)**
	- **Transient Upset > 1 x 108 RAD(Si)/s**
	- **Latch-up Free > 1 x 1012 RAD(Si)/s**
- **Low Standby Current 500**µ**A Max**
- Low Operating Current 5.0mA/MHz (X₁ Input)
- **Electrically Equivalent to Sandia SA 3000**
- **100% Software Compatible with INTEL 8085**
- **Operation from DC to 2MHz, Post Radiation**
- **Single 5 Volt Power Supply**
- **On-Chip Clock Generator and System Controller**
- **Four Vectored Interrupt Inputs**
- **Completely Static Design**
- **Self Aligned Junction Isolated (SAJI) Process**
- Military Temperature Range -55^oC to +125^oC

Pinouts

Description

The HS-80C85RH is an 8-bit CMOS microprocessor fabricated using the Harris radiation hardened self-aligned junction isolated (SAJI) silicon gate technology. Latch-up free operation is achieved by the use of epitaxial starting material to eliminate the parasitic SCR effect seen in conventional bulk CMOS devices.

The HS-80C85RH is a functional logic emulation of the HMOS 8085 and its instruction set is 100% software compatible with the HMOS device. The HS80C85RH is designed for operation with a single 5 volt power supply. Its high level of integration allows the construction of a radiation hardened microcomputer system with as few as three ICs (HS-80C85RH CPU, HS83C55RH ROM I/O, and the HS-81C55/ 56RH RAM I/O.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures. Copyright © Harris Corporation 1996 1

Ordering Information

Functional Diagram

HS-80C85RH

Pin Description (Continued)

† Values may have to vary due to applied power supply ramp up time.

FIGURE 1. POWER-ON RESET CIRCUIT

Absolute Maximum Ratings **Reliability Information**

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Operating Conditions

Operating Supply Voltage Range (VDD) +4.75V to +5.25V Operating Temperature Range (T_A) -55^oC to +125^oC

Input Low Voltage .0V to +0.8V Input High Voltage. VDD -0.5V to VDD

NOTES:

1. All devices guaranteed at worst case limits and over radiation.

2. Operating supply current (IDDOP) is proportional to crystal frequency. Parts are tested at 1MHz

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS

TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS (Continued)

NOTES:

1. Output timings are measured with a purely capacitive load, CL = 150pF

2. VDD = 4.75V, VIH = 4.25V, VIL = 0.8V

3. Delay times are measured with a 1MHz clock. An algorithm is used to convert the delays into the AC timings above with a TCYC = 500ns.

4. The AC table is tested as shown above to guarantee the processor system timing.

5. A8 - A15 address specifications also apply to IO/M, S0 and S1 except A8 - A15 are undefined during T4-T6 of off cycle whereas IO/M, So, and S1 are stable.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTE:

1. All measurements referenced to device ground.

TABLE 4. POST 100K RAD ELECTRICAL PERFORMANCE CHARACTERISTICS

NOTE: The post irradiation test conditions and limits are the same as those listed in Tables 1 and 2.

TABLE 5. BURN-IN DELTA PARAMETERS (+25°C; In Accordance With SMD)

TABLE 6. INTERRUPT PRIORITY, RESTART ADDRESS, AND SENSITIVITY

NOTES:

1. The processor pushes the PC on the stack before branching to the indicated address.

2. The address branched to depends on the instruction provided to the cpu when the interrupt is acknowledged.

NOTE: N is equal to the total WAIT states $T = tCYC$

HS-80C85RH

HS-80C85RH

TABLE 9. INSTRUCTION SET SUMMARY

HS-80C85RH

1. DDS or SSS: B000, C001, D010, E011, H100, L101, Memory 110, A111

2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.

 \dagger All mnemonics copyrighted " Intel Corporation 1976

Functional Description

The HS-80C85RH is a complete 8-bit parallel central processing unit implemented in a self aligned, silicon gate, CMOS technology. Its static design allows the device to be operated at any external clock frequency from a maximum of 4MHz down to DC. The processor clock can be stopped in either the high or low state and held there indefinitely. This type of operation is especially useful for system debug or power critical applications. The device is designed to fit into a minimum system of three ICs: CPU (HS-80C85RH), RAM/ IO (HS-81C55/56RH) and ROM/IO Chip (HS-83C55RH).

Since the HS-80C85RH is implemented in CMOS, all of the advantages of CMOS technology are inherent in the device. These advantages include low standby and operating power, high noise immunity, moderately high speed, wide operating temperature range, and designed-in radiation hardness. Thus the HS-80C85RH is ideal for weapons and space applications.

The HS-80C85RH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The HS-80C85RH register set is as follows:

The HS-80C85RH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The HS-80C85RH provides \overline{RD} , \overline{WR} , S0, S1, and IO/ \overline{M} signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. HOLD and all Interrupts are synchronized with the processor's internal clock. The HS-80C85RH also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the HS-80C85RH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

Interrupt and Serial I/O

The HS-80C85RH has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP INTR is maskable (can be

enabled or disabled by El or Dl software instructions), and causes the CPU to fetch in an RST instruction, externally placed on the data bus, which vectors a branch to any one of eight fixed memory locations (Restart addresses). The decimal addresses of these dedicated locations are: 0, 8, 16, 24, 32, 40, 48, and 56. Any of these addresses may be used to store the first instruction(s) of a routine designed to service the requirements of an interrupting device. Since the (RST) is a call, completion of the instruction also stores the old program counter contents on the STACK. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 9.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive and are recognized with the same timing as INTR. RST 7.5 is rising edge sensitive.

For RST 7.5, only a pulse is required to set an internal flipflop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 80C85RH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN.

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP-highest priority, RST 7.5, RST 6.5, RST 5.5, INTR-lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 8illustrates the TRAP interrupt request circuitry within the HS-80C85RH. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.

The TRAP interrupt is special in that is disables interrupts, but preserves the previous interrupt enable status. Performing the first RIM instruction following a TRAP interrupt allows you to determine whether interrupts were enabled or disabled prior to the TRAP. All subsequent RIM instructions provide current interrupt enable status. Performing a RIM instruction following INTR, or RST 5.5-7.5 will provide current interrupt enable status, revealing that interrupts are disabled.

The serial I/O system is also controlled by the RIM and SIM instructions. SID is read by RIM, and SIM sets the SOD data.

Driving the X1 and X2 Inputs

You may drive the clock inputs of the HS-80C85RH with a crystal, an LC tuned circuit, an RC network, or an external clock source. The driving frequency may be any value from DC to 4MHz and must be twice the desired internal clock frequency.

The following guidelines should be observed when a crystal is used to drive the HS-80C85RH clock input:

1. A 20pF capacitor should be connected from X2 to ground to assure oscillator start-up at the correct frequency.

- 2. A 10MΩ resistor is required between X1 and X2 for bias point stabilization. In addition, the crystal should have the following characteristics:
	- 1) Parallel resonance at twice the desired internal clock frequency
	- 2) CL (load capacitance) \leq 30pF
	- 3) CS (shunt capacitance) ≤ 7pF
	- 4) RS (equivalent shunt resistance) $\leq 75\Omega$
	- 5) Drive level: 10mW
	- 6) Frequency tolerance: ±0.005% (suggested)

A parallel-resonant LC circuit may be used as the frequencydetermining network for the HS-80C85RH, providing that its frequency tolerance of approximately ±10% is acceptable. The components are chosen from the formula:

$$
f = \frac{1}{2\pi\sqrt{L\left(Cext + Cint\right)}}
$$

To minimize variations in frequency, it is recommended that you choose a value for Cext that is at least twice that of Cint, or 30pF. The use of an LC circuit is not recommended for frequencies higher than approximately 4MHz.

An RC circuit may be used as the frequency-determining network for the HS-80C85RH if maintaining a precise clock frequency is of no importance. Variations in the on-chip timing generation can cause a wide variation in frequency when using the RC mode. Its advantage is its low component cost. The driving frequency generated by the circuit shown is approximately 3MHz. It is not recommended that frequencies greatly higher or lower than this be attempted.

Figure 9 shows the recommended clock driver circuits.

For driving frequencies up to and including 4MHz you may supply the driving signal to X1 and leave X2 open-circuited (Figure 9D).

HS-80C85RH Caveats

- 1. An important caveat that is applicable to CMOS devices in general is that unused inputs should never be left floating. This rule also applies to inputs connected to a tri- state bus. The need for external pull-up resistors during tri-state bus conditions is eliminated by the presence of regenerative latches on the following HS-80C85RH output pins: AD0-AD7, A8-A15, and IO/M. Figure 10 depicts an output and corresponding regenerative latch. When the output driver assumes the high impedance state, the latch holds the bus in whatever logic state (high or low) it was before the tri-state condition. A transient drive current of approximately ±1.0mA at 0.5 VDD for 10nsec is required to switch the latch. Thus, CMOS device inputs connected to the bus are not allowed to float during tri-state conditions.
- 2. The RD and WR pins of the HS-80C85RH contain internal dynamic pull-up transistors to avoid spurious selection of memory devices when the \overline{RD} and \overline{WR} pins assume the high impedance state. This eliminates the need for external resistive pull-ups on these pins.
- 3. The RESET IN and X1 inputs on the HS-80C85RH are schmit trigger inputs. This eliminates the possibility of internal oscillations in response to slow rise time input signals at these pins.
- 4. A high frequency bypass capacitor of approximately 0.1 μ F should be connected between VDD and GND to shunt power supply transients.
- 5. The HS-80C85RH is functional within 10 input clock cycles after application of power (assuming that reset has been asserted from power-on). Start up conditions in the crystal controlled oscillator mode must also account for the characteristics of the oscillator.

FIGURE 10. OUTPUT DRIVER AND LATCH FOR PINS ADO-AD7, A8-A15 AND IO/M.

Generating An HS-80C85RH Wait State

If your system requirements are such that slow memories or peripheral devices are being used, the circuit shown in Figure 11 may be used to insert one WAIT state in each HS-80C85RH machine cycle.

The D flip-flops should be chosen so that:

- 1. CLK is rising edge-triggered
- 2. CLEAR is low-level active.

The READY line is used to extend the read and write pulse lengths so that the 80C85RH can be used with slow memory. HOLD causes the CPU to relinquish the bus when it is through with it by floating the Address and Data Buses.

System Interface

The HS-80C85RH family includes memory components, which are directly compatible to the HS-8OC8SRH CPU. For example, a system consisting of the three radiationhardened chips, HS-80C85RH, HS-81C56RH, and HS-83C55RH will have the following features:

- 1. 2K Bytes ROM
- 2. 256 Bytes RAM
- 3. 1 Timer/Counter
- 4. 4 8-bit I/O Ports
- 5. 1 6-bit I/O Port
- 6. 4 Interrupt Levels
- 7. Serial In/Serial Out Ports

This minimum system, using the standard I/O technique is as shown in Figure 12.

In addition to standard 1/0, the memory mapped I/O offers an efficient I/O addressing technique. With this technique, an area of memory address space is assigned for I/O address, thereby, using the memory address for I/O manipulation. Figure 13 shows the system configuration of Memory Mapped I/O using HS-80C85RH.

The HS-80C85RH CPU can also interface with the standard radiation-hardened memory that does not have the multiplexed address/data bus. It will require use of the HS-82C12RH (8-bit latch) as shown in Figure 14.

Basic System Timing

The HS-80C85RH has a multiplexed Data Bus. ALE is used as a strobe to sample the lower 8-bits of address on the Data Bus. Figure 15 shows an instruction fetch, memory read and I/O write cycle (as would occur during processing of the OUT instruction). Note that during the I/O write and read cycle that the I/O port address is copied on both the upper and lower half of the address.

There are seven possible types of machine cycles. Which of these seven takes place is defined by the status of the three status lines (lO/M, S1, S0) and the three control signals (RD, WR, and INTA). (See Table 10.) The status lines can be used as advanced controls (for device selection, for example), since they become active at the T1 state, at the outset of each machine cycle. Control lines \overline{RD} and \overline{WR} are used as command lines since they become active when the transfer of data is to take place.

TABLE 10. HS-80C85RH MACHINE CYCLE CHART

A machine cycle normally consists of three T states, with the exception of OPCODE FETCH, which normally has either four or six T states (unless WAIT or HOLD states are forced by the receipt of $\overline{\text{READY}}$ or HOLD inputs). Any T state must be one of ten possible states, shown in Table 11.

TABLE 11. HS-80C85RH MACHINE STATE CHART

 $1 =$ Logic "1" $X =$ Unspecified

† ALE not generated during 2nd and 3rd machine cycles of DAD instruction.

†† IO/M = 1 during T4, T6 of INA machine cycle.

Metallization Topology

DIE DIMENSIONS:

229 mils x 240 mils x 14 mils ±1 mil

METALLIZATION:

Type: SiAl Thickness: 11kÅ ±2kÅ

GLASSIVATION:

Type: SiO₂ Thickness: 8kÅ ±1kÅ

Metallization Mask Layout

Packaging

NOTES:

- 1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark. Alternately, a tab (dimension k) may be used to identify pin one.
- 2. If a pin one identification mark is used in addition to a tab, the limits of dimension k do not apply.
- 3. This dimension allows for off-center lid, meniscus, and glass overrun.
- 4. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
- 5. N is the maximum number of terminal positions.
- 6. Measure dimension S1 at all four corners.
- 7. For bottom-brazed lead packages, no organic or polymeric materials shall be molded to the bottom of the package to cover the leads.
- 8. Dimension Q shall be measured at the point of exit (beyond the meniscus) of the lead from the body. Dimension Q minimum shall be reduced by 0.0015 inch (0.038mm) maximum when solder dip lead finish is applied.
- 9. Dimensioning and tolerancing per ANSI Y14.5M 1982.
- 10. Controlling dimension: INCH.
- 11. The basic lead spacing is 0.050 inch (1.27mm) between center lines. Each lead centerline shall be located within ±0.005 inch (0.13mm) of its exact longitudinal position relative to lead 1 and the highest numbered (N) lead.

K42.A TOP BRAZED 42 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE

Rev. 0 6/17/94