

# Sistemas combinacionales





Tabla de Verdad

E3	E2	E1	E0	S1	S0
1	X	X	X	Z	Z
0	1	1	0	1	0
0	X	0	0	0	1
0	X	1	0	1	1
0	X	0	1	1	1

Cronograma




Ecuación Lógica Salidas:

$$S1 = \overline{E3} \cdot E2 + E0 \cdot E1$$

$$S0 = (\overline{E2} + E0) \cdot (E1 + E0)$$

**ENABLE**: HABILITA EL FUNCIONAMIENTO CUANDO ES ACTIVO

**DISABLE**: DESHABILITA EL FUNCIONAMIENTO CUANDO ES ACTIVO





**REPRESENTACION**

$\left. \begin{matrix} F \\ E \\ D \end{matrix} \right\}$  Activas a Nivel Alto (uno lógico)

$\left. \begin{matrix} \overline{C} \\ \overline{B} \\ \overline{A} \end{matrix} \right\}$  Activas a Nivel Bajo (cero lógico)

**CONVENIOS PARA SALIDAS Y ENTRADAS DE CONTROL**

# Multiplexores



## APLICACIONES


- ◆ Selector de datos
- ◆ Realización de funciones lógicas
- ◆ Multiplexación de señales en el tiempo

$$Z = D_0\bar{S}_0\bar{S}_1 + D_1S_0\bar{S}_1 + D_2\bar{S}_0S_1 + D_3S_0S_1$$

# Realización de funciones lógicas con multiplexores


$$F = ab + \bar{a}\bar{b}$$

a	b	F
0	0	1
0	1	0
1	0	0
1	1	1




$$F = \bar{\bar{a}}\bar{b}c + \bar{a}b\bar{c} + abc$$

a	b	c	F
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1






# Extensión de multiplexores



### LS151




Outputs		Inputs		
W	Y	Select		
		S	A	B
H	L	H	X	X
<u>D0</u>	<u>D0</u>	L	L	L
<u>D1</u>	<u>D1</u>	L	L	H
<u>D2</u>	<u>D2</u>	L	L	H
<u>D3</u>	<u>D3</u>	L	L	H
<u>D4</u>	<u>D4</u>	L	L	L
<u>D5</u>	<u>D5</u>	L	L	L
<u>D6</u>	<u>D6</u>	L	L	L
<u>D7</u>	<u>D7</u>	L	L	L

H = High Level, L = Low Level, X = Don't Care  
D0, D1...D7 = the level of the respective D input

# Codificadores

EXCITANDO UNA ENTRADA SE GENERA UN CODIGO DE N BITS EN LAS SALIDAS




$$M \leq 2^N$$

Tipos:

Con prioridad  
Sin prioridad



# Codificador 8 a 3 con prioridad 74148




FUNCTION TABLE

		INPUTS								OUTPUTS				
EI	0	1	2	3	4	5	6	7	A2	A1	A0	GS	EO	
H	X	X	X	X	X	X	X	X	H	H	H	H	H	
L	H	H	H	H	H	H	H	H	H	H	H	H	L	
L	X	X	X	X	X	X	X	L	L	L	L	L	H	
L	X	X	X	X	X	X	L	H	L	L	L	L	H	
L	X	X	X	X	X	L	H	H	L	L	L	L	H	
L	X	X	X	X	L	H	H	H	L	L	L	L	H	
L	X	X	X	L	H	H	H	H	L	L	L	L	H	
L	X	X	L	H	H	H	H	H	L	L	L	L	H	
L	L	H	H	H	H	H	H	H	H	H	H	L	H	


EI = entrada ENABLE  
 GS = señal de grupo  
 EO = salida ENABLE

# Extensión de codificadores

## 16-Input Priority Encoder



Salidas



$A_0..A_2$  = código de la entrada activada en un 148

$A_3$  = activa si se ha activado una entrada en el 2° 148

# Demultiplexores




Diagrama lógico:




Tabla de funcionamiento:

$E$	$I_1$	$I_0$	$\overline{A_0}$	$\overline{A_1}$	$\overline{A_2}$	$\overline{A_3}$
1	X	X	1	1	1	1
0	0	0	0	0	0	0
0	0	0	1	1	1	1
0	0	0	1	0	1	1
0	0	0	1	1	0	1
0	0	0	0	1	1	1
0	0	0	0	0	1	1
0	0	0	0	0	0	1
0	0	0	0	0	0	0

# Decodificadores




Diagrama lógico:





Tabla de funcionamiento:

$\overline{E}$	1	0	0	0	0	0	0
$I_1$	X	0	0	1	1	1	1
$I_0$	X	0	1	1	1	1	1
$\overline{A_0}$	1	1	1	1	1	1	1
$\overline{A_1}$	1	1	0	1	1	1	1
$\overline{A_2}$	1	0	1	1	1	1	1
$\overline{A_3}$	1	1	1	1	1	1	0

Sólo una salida activa a la vez

# Doble decodificador/demultiplexor 2 a 4 74139

LS139




LS139

Enable G	Inputs		Outputs			
	B	A	Y0	Y1	Y2	Y3
H	X	X	H	H	H	H
L	L	L	L	H	H	H
L	L	H	H	L	H	H
L	H	L	H	H	L	H
L	H	H	H	H	H	L

H = High Level, L = Low Level, X = Don't Care



# Decodificadores—excitadores BCD—7 segmentos






Activa varias salidas a la vez

Entrega corriente para excitar los led

Cátodo común: salidas activas a nivel alto

Ánodo común: salidas activas a nivel bajo





LT=LAMP TEST  
 RBI=RIPPLE BLANKING INPUT  
 B1/RBO=BLANKING INPUT/RIPPLE BLANKING OUTPUT

LT	RBI	B1/RBO	A3..A0	Funcionamiento	Se encienden todos	LT	X	H (salida)	Indif	todos
X	X	L (entrada)	Indif	Se apagan todos	Se apagan todos	X	X	L (salida)	Indif	Se apagan todos
H	H	H (salida)	Cualquiera menos LLL	Normal	Se apagan todos	H	X	H (salida)	Indif	Se apagan todos
H	H	H (salida)	LLL	Aparece el 0	Se apagan todos	H	H	H (salida)	Indif	Se apagan todos



0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5

DS90C0817-4

Decimal or Function	Inputs										Outputs							Note
	LT	RBI	A3	A2	A1	A0	BI/RBO	a	b	c	d	e	f	g				
0	H	H	L	L	L	L	H	L	L	L	L	L	L	L	H	(Note 7)		
1	H	X	L	L	L	H	H	H	L	L	L	H	H	H	H	(Note 7)		
2	H	X	L	L	H	L	H	L	L	L	H	L	L	H	L			
3	H	X	L	L	H	H	H	L	L	L	L	L	H	H	L			
4	H	X	L	H	L	L	H	L	L	L	H	H	L	L	L			
5	H	X	L	H	L	H	H	L	L	L	L	L	H	L	L			
6	H	X	L	H	H	L	H	L	L	L	L	L	L	L	L			
7	H	X	L	H	H	H	H	L	L	L	L	H	H	H	H			
8	H	X	H	L	L	L	H	L	L	L	L	L	L	L	L			
9	H	X	H	L	L	H	H	L	L	L	L	H	H	L	L			
10	H	X	H	L	H	L	H	L	H	H	L	L	L	H	L			
11	H	X	H	L	H	H	H	L	H	H	L	L	H	H	L			
12	H	X	H	H	L	L	H	L	L	H	H	H	L	L	L			
13	H	X	H	H	L	L	H	L	L	H	L	L	L	L	L			
14	H	X	H	H	H	L	H	L	L	L	L	L	L	L	L			
15	H	X	H	H	H	H	H	L	L	L	L	L	L	L	L			
$\overline{\text{BI}}$	X	X	X	X	X	X	L	L	L	L	L	L	L	L	L	(Note 8)		
$\overline{\text{RBI}}$	H	L	L	L	L	L	L	L	L	L	L	L	L	L	L	(Note 9)		
LT	L	X	X	X	X	X	H	L	L	L	L	L	L	L	L	(Note 10)		

**Note 7:** BI/RBO is wire-AND logic serving as blanking input ( $\overline{\text{BI}}$ ) and/or ripple-blanking output ( $\overline{\text{RBO}}$ ). The blanking out ( $\overline{\text{BI}}$ ) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input ( $\overline{\text{RBI}}$ ) must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW.

**Note 8:** When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition.

**Note 9:** When ripple-blanking input ( $\overline{\text{RBI}}$ ) and inputs A0, A1, A2 and A3 are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output ( $\overline{\text{RBO}}$ ) goes to a LOW level (response condition).

**Note 10:** When the blanking input/ripple-blanking output ( $\overline{\text{BI/RBO}}$ ) is open or held at a HIGH level, and a LOW level is applied to lamp test input, all segment outputs go to a LOW level.

# Generadores/comprobadores de paridad


B1	B0	EP	OP
0	0	0	1
0	1	1	0
1	0	1	0
1	1	0	1

EP: PARIDAD PAR

OP: PARIDAD IMPAR

$$EP = \overline{B1.B0} + B1.B0 = B1 \oplus B0$$

$$OP = \overline{EP}$$




# 74280 Generator de paridad de 9 bits

## Function Table

Number of Inputs (A Thru I) that are HIGH	Outputs	
	$\Sigma$ Even	$\Sigma$ Odd
0, 2, 4, 6, 8	H	L
1, 3, 5, 7, 9	L	H

## Logic Diagram



# Comparadores

A	B	E	G	L
0	0	1	0	0
0	1	0	0	1
1	0	0	1	0
1	1	1	0	0

**A, B:** Entradas

**E:** Salida de igualdad ( $A = B$ )


**G:** Salida que indica  $A > B$

**L:** Salida que indica  $A < B$

$$G = A \cdot \bar{B}$$


$$L = \bar{A} \cdot B$$

$$E = \overline{G + L}$$



# Comparador de 4 bits 7485

Dual-In-Line Package



Order Number 54LS85DMQB,  
54LS85FMQB, 54LS85LMQB,  
DM54LS85J, DM54LS85W,  
DM74LS85M or DM74LS85N  
See NS Package Number E20A,  
J16A, M16A, N16E or W16A


TL/F/6379-1

Function Table

Comparing Inputs		Cascading Inputs			Outputs				
A3, B3	A2, B2	A1, B1	A0, B0	A > B	A < B	A = B	A > B	A < B	A = B
A3 > B3	X	X	X	X	X	X	H	L	L
A3 < B3	X	X	X	X	X	X	L	H	L
A3 = B3	A2 > B2	X	X	X	X	X	H	L	L
A3 = B3	A2 < B2	X	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 > B1	X	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 < B1	X	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 > B0	X	X	X	H	L	L
A3 = B3	A2 = B2	A1 = B1	A0 < B0	X	X	X	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	L	L	L	H	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	H	L	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	H	L	L	H
A3 = B3	A2 = B2	A1 = B1	A0 = B0	X	X	H	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	H	H	L	L	L	L
A3 = B3	A2 = B2	A1 = B1	A0 = B0	L	L	L	H	H	L

H = High Level, L = Low Level, X = Don't Care


# Extensión de comparadores



□

# Sumadores


A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$S = A \oplus B$$

$$C = AB$$


A	B	C <sub>i</sub>	S	C <sub>o</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



$$S = A \oplus B \oplus C$$

$$C_o = AB + (A+B)C_i$$


# Sumador paralelo con acarreo serie



$$T_{\text{suma\_total}} = T_{\text{suma}} * N$$




# Sumador/Restador en complemento a 2




**Circuito complementador a 1**

A <sub>i</sub>	M	Y <sub>i</sub>
0	0	0
1	0	1
0	1	1
1	1	0



# Unidad Aritmético-Lógica



CÓDIGO DE OPERACIÓN S3 S2 S1 S0	FUNCIONES LÓGICAS más=1	FUNCIONES ARITMÉTICAS más=0
0000	$\overline{A}$	A menos 1
0001	$\overline{AB}$	AB menos 1
0010	$\overline{A} + B$	$\overline{AB}$ menos 1
0011	1	-1
0100	$\overline{A + B}$	A más (A+B)
0101	$\overline{B}$	AB más ( $\overline{AB}$ )
0110	$\overline{A \oplus B}$	A menos B menos 1
0111	$A + B$	$A + \overline{B}$
1000	$\overline{A} B$	A más (A + B)
1001	$A \oplus B$	A más B
1010	B	AB más (A + B)
1011	$A + B$	A + B
1100	0	A más A
1101	$\overline{AB}$	A más AB
1110	AB	A más $\overline{AB}$
1111	A	A