

DM74LS112A

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flops with Preset, Clear, and Complementary Outputs

General Description


This device contains two independent negative-edge-triggered J-K flip-flops with complementary outputs. The J and K data is processed by the flip-flop on the falling edge of the clock pulse. The clock triggering occurs at a voltage level and is not directly related to the transition time of the falling edge of the clock pulse. Data on the J and K inputs may be changed while the clock is high or low without affecting the outputs as long as the setup and hold times are

not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

Features

 Alternate Military/Aerospace device (54LS112) is available. Contact a Fairchild Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



Order Number 54LS112DMQB, 54LS112FMQB, 54LS112LMQB, DM54LS112AJ, DM54LS112AW, DM74LS112AM or DM74LS112AN See Package Number E20A, J16A, M16A, N16E or W16A

Function Table

| Inputs | | | | | Outputs | | | |
|--------|-----|--------------|---|---|------------|--------------------|--|--|
| PR | CLR | CLK | J | K | Q | Q | | |
| L | Н | Х | Х | Х | Н | L | | |
| Н | L | Х | Х | Х | L | Н | | |
| L | L | Х | Х | Х | H (Note 1) | H (Note 1) | | |
| Н | Н | \downarrow | L | L | Q_0 | \overline{Q}_{o} | | |
| Н | Н | \downarrow | Н | L | Н | L | | |
| Н | Н | \downarrow | L | Н | L H | | | |
| Н | Н | \downarrow | Н | Н | Toggle | | | |
| Н | Н | Н | Х | Х | Qo | \overline{Q}_{o} | | |

Toggle = Each output changes to the complement of its previous level on each falling edge of the clock pulse.

Note 1: This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (high) level.

H = High Logic Level
L = Low Logic Level
X = Either Low or High Logic Level

↓ = Negative Going Edge of Pulse
Q₀ = The output logic level before the indicated input conditions were established.

Absolute Maximum Ratings (Note 2)

Supply Voltage 7V
Input Voltage 7V
Operating Free Air Temperature Range

DM54LS and 54LS DM74LS Storage Temperature Range -55°C to +125°C 0°C to +70°C -65°C to +150°C

Recommended Operating Conditions

| Symbol | Parameter | | C | DM54LS112A | | | DM74LS112A | | |
|------------------|---------------------------|---------------|-----|------------|------|------|------------|------|-----|
| | | | Min | Nom | Max | Min | Nom | Max | |
| V _{cc} | Supply Voltage | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| V _{IH} | High Level Input | Voltage | 2 | | | 2 | | | V |
| V _{IL} | Low Level Input | √oltage | | | 0.7 | | | 0.8 | V |
| I _{OH} | High Level Output Current | | | | -0.4 | | | -0.4 | mA |
| I _{OL} | Low Level Outpu | t Current | | | 4 | | | 8 | mA |
| f _{CLK} | Clock Frequency | (Note 4) | 0 | | 30 | 0 | | 30 | MHz |
| f _{CLK} | Clock Frequency | (Note 5) | 0 | | 25 | 0 | | 25 | MHz |
| t _W | Pulse Width | Clock High | 20 | | | 20 | | | |
| | (Note 4) | Preset Low | 25 | | | 25 | | | ns |
| | | Clear Low | 25 | | | 25 | | | |
| t _W | Pulse Width | Clock High | 25 | | | 25 | | | |
| | (Note 5) | Preset Low | 30 | | | 30 | | | ns |
| | | Clear Low | 30 | | | 30 | | | |
| t _{SU} | Setup Time (Note | es 3, 4) | 20↓ | | | 20↓ | | | ns |
| t _{SU} | Setup Time (Note | es 3, 5) | 25↓ | | | 25↓ | | | ns |
| t _H | Hold Time (Notes 3, 4) | | 0↓ | | | 0\ | | | ns |
| t _H | Hold Time (Notes 3, 5) | | 5↓ | | | 5↓ | | | ns |
| T _A | Free Air Operatin | g Temperature | -55 | | 125 | 0 | | 70 | °C |

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Electrical Characteristics

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units | |
|-----------------|--------------------------|---|--------|-----|----------|-------|----|
| | | | | | (Note 6) | | |
| V_I | Input Clamp Voltage | $V_{CC} = Min, I_I = -18 \text{ mA}$ | | | | -1.5 | V |
| V_{OH} | High Level Output | V _{CC} = Min, I _{OH} = Max | DM54 | 2.5 | 3.4 | | V |
| | Voltage | V _{IL} = Max, V _{IH} = Min | DM74 | 2.7 | 3.4 | |] |
| V _{OL} | Low Level Output | V _{CC} = Min, I _{OL} = Max | DM54 | | 0.25 | 0.4 | |
| | Voltage | V _{IL} = Max, V _{IH} = Min | DM74 | | 0.35 | 0.5 | V |
| | | I _{OL} = 4 mA, V _{CC} = Min | DM74 | | 0.25 | 0.4 | 1 |
| I _I | Input Current @ Max | V _{CC} = Max, V _I = 7V | J, K | | | 0.1 | |
| | Input Voltage | | Clear | | | 0.3 | mA |
| | | | Preset | | | 0.3 |] |
| | | | Clock | | | 0.4 | 1 |
| I _{IH} | High Level Input Current | V _{CC} = Max, V _I = 2.7V | J, K | | | 20 | |
| | | | Clear | | | 60 | μΑ |
| | | | Preset | | | 60 | 1 |
| | | | Clock | | | 80 | 1 |

Note 3: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 4: $C_L = 15$ pF, $R_L = 2$ k Ω , $T_A = 25$ °C and $V_{CC} = 5$ V.

Note 5: $C_L = 50 \text{ pF}, R_L = 2 \text{ k}\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$

Electrical Characteristics (Continued)

over recommended operating free air temperature range (unless otherwise noted)

| Symbol | Parameter | Conditions | | Min | Тур | Max | Units |
|-----------------|-------------------------|--------------------------------|--------|-----|----------|------|-------|
| | | | | | (Note 6) | | |
| I _{IL} | Low Level Input Current | $V_{CC} = Max, V_I = 0.4V$ | J, K | | | -0.4 | |
| | | | Clear | | | -0.8 | mA |
| | | | Preset | | | -0.8 | |
| | | | Clock | | | -0.8 | |
| I _{os} | Short Circuit | V _{CC} = Max | DM54 | -20 | | -100 | mA |
| | Output Current | (Note 7) | DM74 | -20 | | -100 | |
| I _{cc} | Supply Current | V _{CC} = Max (Note 8) | | | 4 | 6 | mA |


Switching Characteristics at V_{CC} = 5V and T_A = 25°C


| | | From (Input) To (Output) | | | | | |
|------------------|--------------------------|-----------------------------|------------------------|-----|------------------------|-----|-------|
| Symbol | Parameter | | C _L = 15 pF | | C _L = 50 pF | | Units |
| | | | Min | Max | Min | Max | |
| f _{MAX} | Maximum Clock Frequency | | 30 | | 25 | | MHz |
| t _{PLH} | Propagation Delay Time | Preset | | 20 | | 24 | ns |
| | Low to High Level Output | to Q | | | | | |
| t _{PHL} | Propagation Delay Time | Preset | | 20 | | 28 | ns |
| | High to Low Level Output | to Q | | | | | |
| t _{PLH} | Propagation Delay Time | Clear | | 20 | | 24 | ns |
| | Low to High Level Output | to Q | | | | | |
| t _{PHL} | Propagation Delay Time | Clear | | 20 | | 28 | ns |
| | High to Low Level Output | to Q | | | | | |
| t _{PLH} | Propagation Delay Time | Clock to | | 20 | | 24 | ns |
| | Low to High Level Output | Q or \overline{Q} | | | | | |
| t _{PHL} | Propagation Delay Time | Clock to | | 20 | | 28 | ns |
| | High to Low Level Output | Q or \overline{Q} | | | | | |

Note 6: All typicals are at V_{CC} = 5V, T_A = 25°C.


Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where $V_O = 2.25V$ and 2.125V for DM54 and DM74 series, respectively, with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


 $\textbf{Note 8:} \ \ \textbf{With all outputs open, I}_{CC} \ \ \textbf{is measured with the Q and } \ \overline{\textbf{Q}} \ \ \textbf{outputs high in turn.} \ \ \textbf{At the time of measurement the clock is grounded.}$







Physical Dimensions inches (millimeters) unless otherwise noted (Continued)








16-Lead Small Outline Molded Package (M) Order Number DM74LS112AM Package Number M16A



16-Lead Molded Dual-In-Line Package (N) Order Number DM74LS112AN Package Number N16E

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)



16-Lead Ceramic Flat Package (W) Order Number 54LS112FMQB or DM54LS112AW Package Number W16A

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE-VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI-CONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Fairchild Semiconductor Corporation Americas

Tel: 1-888-522-5372

Customer Response Center

www.fairchildsemi.com

Fairchild Semiconductor Europe

Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 8 141-35-0
English Tel: +44 (0) 1 793-85-68-56
Italy Tel: +39 (0) 2 57 5631

Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon

Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179